We report a study of strained Si metal-oxide-semiconductor field-effect transistors (MOSFET's) fabricated using a high thermal budget. The impact of Si channel strain on MOSFET performance, leakage current and yield are investigated for Si 1-x Ge x virtual substrates having Ge compositions varying from 0 to 30%. Increasing the Ge fraction in the SiGe virtual substrate increases the amount of tensile strain in the Si layer and consequently increases the electron mobility. High levels of strain, however, reduce the critical thickness of strained Si, above which Si becomes metastable and susceptible to relaxation during high temperature device fabrication. Increasing the Ge composition in the virtual substrate up to 30% is shown to result in significant enhancements in MOSFET drain current and transconductance due to increased strain in the device channels. However, cross-wafer electrical yield data as a function of Ge composition is reported and shows that increasing Ge compositions above 15% simultaneously reduces device yield. Off-state leakage current and gate oxide interface trap density are also shown to increase significantly when the Ge content in the virtual substrate is raised above 25%. Trade-offs between device performance and wafer yield are thus presented. The results identify the appropriate parameter window for virtual substrate Ge composition if acceptable MOSFET on-state performance, off-state performance, device yield and reliability are to be achieved using a high thermal budget process. Detailed physical and electrical analyses have been carried out in order to understand the causes of the degraded performance for high Ge content virtual substrates. The reduction in yield with increasing Ge composition is shown to be related to a combination of strain relaxation and as-grown material quality. The strain state has been studied using Raman spectroscopy, Schimmel etching and 2 transmission electron microscopy, in conjunction with electrical measurements. The ability of techniques commonly used to assess strain relaxation is critically examined.
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The degraded electrical performance for strained Si/Si 0.70 Ge 0.30 devices is shown to correlate well with the presence of surface threading dislocations resulting from strain relaxation. The relative effects of as-grown material quality and strain relaxation on device performance has also been investigated. The impact of device operating conditions on performance enhancements has further been analysed and implications for the design of both n-and p-channel strained Si/SiGe MOSFET's are discussed.
I. INTRODUCTION
The 4.2% lattice mismatch between Si and Ge can be used to improve MOS performance without the need for such aggressive scaling requirements [1] . When Si is epitaxially grown on relaxed SiGe, often referred to as a virtual substrate, the Si can acquire the larger atomic spacing of the underlying SiGe and become strained.
Electrons have a higher mobility in tensile strained Si compared with unstrained Si due to the strain lifting conduction band degeneracy, causing reduced inter-valley scattering and band states with a lower effective mass in the growth plane to be preferentially filled. Thus, using a tensile strained Si layer for the channel of MOS devices leads to performance enhancements.
Theoretical predictions suggest that above approximately 1% strain, all the low energy conduction band states are filled [2] . To a certain extent, these predictions have been confirmed experimentally and electron mobility has been shown to saturate in virtual substrates with Ge compositions of 20-25% [2, 3] . Hole mobility is also predicted [4] and demonstrated [5] to increase in strained Si compared with bulk Si.
However, higher virtual substrate Ge contents are required to obtain maximum gains in hole mobility compared with electron mobility [4, 6] . Thus in order to benefit from the simplest strained Si/SiGe CMOS architecture consisting of a single strained Si layer on a relaxed SiGe virtual substrate, there is a strong motivation to increase the Ge mole fraction in the virtual substrate above that required for maximum electron mobility enhancements.
Restrictions to the design of strained Si/SiGe MOSFET layer structures and alloy compositions predominantly arise from the critical thickness of a strained layer.
If a strained layer is grown above the critical thickness, strain can relax with the introduction of misfit dislocations at the heterointerface. Moreover, even metastable strained layers [7] can relax when the material is subjected to high temperatures, such as those used in conventional MOS processing. Higher Ge content virtual substrates increases strain within Si channel layers but simultaneously reduces the critical thickness, as shown in Fig. 1 . Si consumption during surface cleans, Ge diffusion and gate oxidation must therefore be carefully considered. If too many processing modifications are required to increase strain sufficiently for hole mobility enhancements in simple strained Si/relaxed SiGe CMOS architectures, alternative CMOS designs which use a compressively strained SiGe hole channel and which require lower values of strain may be preferred [8] . Nevertheless, the prospect of CMOS performance benefits from a single strained layer has led to several investigations of MOSFET devices in such structures [2, 3, 9, 10] .
The saturation of strained Si electron mobility observed in previous work has been demonstrated on MOSFET's fabricated using reduced thermal budget processing [2, 3] . However, these allowances are generally unfeasible for state-of-the-art manufacturing. Understanding the performance of strained Si/SiGe n-channel MOSFET devices fabricated on high Ge content virtual substrates remains paramount if the potential of p-MOSFET devices is to be realised on virtual substrate material.
We have recently reported an investigation into the electrical performance of surface channel n-MOSFET's fabricated using a high thermal budget as a function of virtual substrate alloy composition [9] . The on-state performance was found to peak using 25% Ge in the virtual substrate and unlike devices processed using low thermal budgets, electrical performance was shown to degrade for higher Ge content virtual substrates. This clearly has implications for strained Si p-MOS devices [4, 10] .
The control of leakage currents is particularly important in many applications which may benefit from the introduction of strained Si/SiGe, for example RF devices.
Off-state leakage currents have been shown to increase in devices which were fabricated using the high thermal budget and relatively high Ge content (Si 0.70 Ge 0.30 ) virtual substrates [9] . Fiorenza et al have also recently investigated leakage currents in strained Si/Si 0.80 Ge 0.20 n-MOSFET's having a variety of channel thicknesses [11] .
The increase in off-state leakage observed in devices where the channel thickness exceeded the critical thickness was believed to originate from dopant diffusion along misfit dislocations stretching between the source and drain regions; strain relaxation is accommodated by misfit dislocation generation [12] . Consequently devices having channel lengths greater than the dopant diffusion length appeared to be unaffected by the channel thickness. High performance devices, however, require both high values of strain and small channel lengths, thus the effects of misfit dislocations and strain relaxation become increasingly important. In the present work, strained Si n-channel MOSFET devices having Ge compositions in the SiGe virtual substrates ranging from 0 to 30% are studied. The impacts of strain on both device performance (arising from the variation in electron mobility) and the off-state leakage current (arising from the dependence of critical thickness and strain relaxation on virtual substrate composition) are investigated. Detailed physical and electrical analyses into the causes of the degradation of the devices fabricated on high Ge content virtual substrates are described. For the first time, cross-wafer electrical yield data as a function of Ge composition is presented, which demonstrates the trade-off between device performance and wafer yield resulting from the virtual substrate alloy composition. Methods used to assess strain relaxation are compared and highlight the limitations of different analysis techniques. The relative impact on strained Si/SiGe device performance of as-grown material quality and changes to the material properties incurred during the high thermal budget process are also investigated.
Finally, the influence of Ge composition on gate oxide interface properties is assessed. The paper is organized as follows. In section II the MOSFET design and fabrication process are described. Section III presents a detailed interpretation of the electrical and physical data from the devices. The conclusions of the work are summarized in section IV.
II. EXPERIMENTAL DETAILS
N-channel MOSFET's and MOS capacitors were fabricated on relaxed p-type Si 1-x Ge x virtual substrates with Ge compositions (x) in the range 0% to 30%. The virtual substrates were grown by ULPCVD at 650 °C [13] . A grading rate of 10% Ge/µm was employed for the graded buffer layer on which the constant composition virtual substrates were grown. The virtual substrates were 1 µm and B-doped to 5x10 17 cm -3 . An undoped Si 1-x Ge x doping set-back layer and a strained Si surface channel were subsequently grown at 550 °C. The set-back layer thickness was adjusted for each virtual substrate in order to achieve the same channel doping in each wafer after processing while allowing well-controlled short channel effects, since B diffusivity is a function of SiGe alloy composition [9] . The similar threshold voltage (V t ) roll-off at short channel lengths for the strained Si/SiGe and bulk Si devices shown in Fig. 2 demonstrates that the channel doping was equivalent in each wafer.
Thus, the impact of ionized impurity scattering in comparisons of mobility for devices fabricated on different virtual substrates can be neglected. The as-grown strained Si surface channel layers were 16 nm to allow for consumption during surface cleans and gate oxidation. The impact of the strained Si layer exceeding the critical thickness for relaxed Si 0.70 Ge 0.30 ( Fig. 1 ) on device performance is discussed in Section III.
Device fabrication followed our standard CMOS process flow and incorporated several high thermal budget stages. Gate oxide was thermally grown at 800 °C for 1 hour. The wafers were subjected to a 30 minute nitrogen anneal at 800
°C to reduce the interface state density [14] . Polysilicon was deposited, implanted with P and annealed in nitrogen for 30 minutes at 800 °C to minimize charging effects during subsequent e-beam lithography. Gates were defined with channel lengths (L) ranging from 0.2 µm to 10 µm. As and P were used for the source/drain dopant species and implant activation was carried out by rapid thermal annealing for 20 seconds at 1050 °C. Back-end processing was conventional and the devices were not silicided. The MOS capacitors were fabricated with 100 µm x 100 µm dimensions.
MOSFET I-V measurements were carried out on fully processed devices using a HP4155A parameter analyzer and C-V characterization employed a HP4284 LCR meter. Strain analysis was carried out using a Raman Spectrograph HF 800 with a 514.5 nm laser as an excitation source. An HF etch was used to remove the overlying device structures prior to Raman measurements of fully processed Si/SiGe material.
The impact of HF on Raman spectra was found to be negligible [15] . A standard Schimmel etch consisting of CrO 3 /HF was used for etch pit density measurements.
Raman spectroscopy and secondary ion mass spectroscopy (SIMS) were used to verify the compositions of the strained Si/Si 1-x Ge x epilayers. Surface roughness measurements were performed using a Park Scientific Instruments M5 atomic force microscope (AFM) on 20 µm x 20 µm scan areas. AFM measurements were carried out both before and after device processing.
III. DEVICE AND MATERIAL ANALYSIS
A SIMS profile showing the set-back layer for an as-grown 20% Ge virtual substrate is presented in Fig. 3 . The set-back layer thickness is measured from the bottom interface of the strained Si surface channel to the 5x10 17 cm -3 diffusion edge and is found to be 70 nm, in excellent agreement with the target value of 69 nm. The B doping level in the virtual substrates of the processed device wafers was also confirmed using a capacitance-voltage (C-V) method described previously [16] .
Raman spectroscopy was used to determine the virtual substrate Ge compositions on the device wafers. shown is from devices fabricated on Si 1-x Ge x virtual substrates with Ge compositions of 15%, 20% and 25%. Fig. 6 highlights that as the Ge content in the virtual substrate increases, the drain current I d increases. The saturation characteristics appear wellcontrolled although there is a slight negative gradient in the curves at high V d . The reduction in I d at high bias conditions is due to SiGe self heating; the thermal conductivity of SiGe is significantly lower than bulk Si [18] , thus the channel temperature increases more than for bulk Si MOSFET's operating at the same current [19] .
The improved performance of the strained Si/SiGe devices was assessed in terms of extrinsic device transconductance (g m ). demonstrates that for all virtual substrate compositions, the strained Si/SiGe device enhancements compared with bulk Si devices are reduced at smaller geometries. The smaller gains in transconductance are likely to be due to the combination of several factors. Firstly, the impact of self-heating is more significant in short channel length devices [8] . Secondly, velocity saturation for electrons in strained Si could influence the enhancements achievable due to tensile strain at smaller geometries [20, 21] .
Furthermore, the increased parasitic series resistance of the strained Si/SiGe devices compared with the bulk Si devices will have a greater effect in short channel devices, in which the channel resistance is reduced relative to the source/drain resistances. The degradation in performance enhancement for short channel devices is presented as a function of Ge composition in Fig. 7 (c). MOSFET's fabricated on virtual substrates having higher Ge contents are shown to maintain their performance gains at short channel lengths to a greater extent than devices having lower values of channel strain.
These results indicate that the degradation at short channel lengths is not dominated by either self-heating or velocity saturation since these would certainly cause a more severe degradation for higher Ge content material. Parasitic series resistance is therefore believed to be the major cause of the reduced performance gains in shorter channel devices. Series resistance is dominated by the contact resistance between the Al metallization and the Si/SiGe substrate for short channel devices [22] . Electrical measurements were carried out and confirmed that the difference in contact resistance between the strained Si/SiGe devices and the bulk Si control devices was considerably greater than the difference in contact resistance between the strained Si/SiGe devices fabricated on virtual substrates of differing alloy composition. Incorporating a silicide process optimized for strained Si/SiGe material [23] could partially alleviate the reduction in performance gains at short channel lengths.
We have previously reported that for devices fabricated using our material and technology there is a prominent peak in the measured mobility for the strained Si/Si 0.75 Ge 0.25 devices [9] . The variation in mobility enhancement with virtual substrate alloy composition for vertical effective fields (E eff ) between 0.4 MVcm -1 and 0.7 MVcm -1 is presented in Fig. 8 . Mobility was measured at V d = 0.1 V on 10 µm gate length devices. In Fig. 9 effective mobility (µ eff ) data for the strained Si/Si 0.75 Ge 0.25 device is presented as a function of vertical effective field. Si control data is also included and is shown to be close to the universal mobility curve for Si [24] .
The maximum mobility from the strained Si/Si 0.75 Ge 0.25 material leads to the highest performing devices being fabricated on this wafer. Figs. 5, 6 and 9 demonstrate that it is possible to use the superior transport properties of electrons in strained Si to improve on-state n-channel MOSFET performance. However, the off-state performance must also be considered. Fig. 11 shows provide a more flexible method of increasing p-MOSFET device performance [8] .
Strain relaxation can lead to misfit dislocations [12] and dislocations are known to cause leakage currents [11, 25, 26] . Since device fabrication used a high thermal budget and the same initial thickness of strained Si (16 nm) was grown for each virtual substrate, partial strain relaxation due to exceeding the critical thickness ( Fig. 1 ) in the strained Si/Si 0.70 Ge 0.30 devices may have contributed to the degraded off-state leakage current and reduced mobility enhancement observed for these devices. In order to investigate the strain in the Si channel region following device processing, Raman spectroscopy was carried out on de-processed devices exhibiting representative electrical performance. In Fig. 12 the peak position of the Si-Si vibrational mode in the strained Si channel layer is plotted as a function of virtual substrate alloy composition. Macro-strain relaxation would cause the Raman peak position due to the Si-Si mode in the Si channel to move towards the position for bulk
Si (~ 520 cm -1 ). However, Fig. 12 suggests that following device processing all virtual substrates are providing the channel regions with the intended levels of strain.
Since the electrical data unambiguously shows a degradation in the best values of I off for the strained Si/Si 0.70 Ge 0.30 devices, defect analyses which are also commonly used to assess strain were carried out. Cross-sectional TEM images of the 10% and 30% Ge virtual substrates underneath devices exhibiting representative electrical characteristics shown in Fig. 13 [29, 30] and the dislocations observed are likely to contribute to the degraded mobility of the strained Si/Si 0.70 Ge 0.30 devices (Fig. 8) . The relatively low defect density for the Si 0.75 Ge 0.25 virtual substrate (Fig. 14) is likely to assist the excellent on-state performance of devices fabricated on this wafer (Figs. 6-10 ).
Fig. 14 also suggests that the off-state leakage current is far more closely related to the defect density measured by Schimmel etching than it is to the peak position of the Si-Si vibrational mode in the strained Si channel measured by Raman spectroscopy (Fig. 12) . The median off-state leakage current for all 0. V. Fig. 16 shows that the yield of devices fabricated on the Si 0.85 Ge 0.15 virtual substrate is equivalent to that of the Si control devices. However when the Ge content in the virtual substrate is increased beyond 15%, the yield reduces significantly. Thus, while best devices on the wafer are able to offer good electrical performance in both the on-state (Fig. 10 ) and off-state (Fig. 11) at high Ge concentrations, the proportion of material able to provide such high performance devices is severely compromised.
Consequently, the desired virtual substrate alloy composition may be determined by whether maximum electrical performance or high yield is required. (Fig. 1) . Therefore, the increased defect levels and related electrical performance and yield may be associated with as-grown material properties. For example, the generation of misfit dislocations during growth of the graded SiGe buffer layer causes a cross-hatched surface morphology [32, 33] . Fig. 17 shows a typical AFM image of strained Si grown on relaxed Si 0.80 Ge 0.20 and Fig. 18 shows the average surface roughness (r a ) due to the cross-hatching measured using the AFM as a function of virtual substrate alloy composition. There is a linear increase in the surface roughness as the Ge mole fraction in the virtual substrate increases.
Nevertheless, the surface roughness of 5. virtual substrates [34] . The increase in surface threading dislocations observed by Schimmel etching at intermediate Ge compositions may therefore be due to the dislocations which arise from relaxation of the graded layer during epitaxial growth rather than strain relaxation in the Si channel during processing. However, the discrepancy between the functional forms of the wafer yield (Fig. 16 ) and the crosshatching roughness (Fig. 18) indicates that other mechanisms must also contribute to the decrease in wafer yield observed and for high Ge content virtual substrates; partial relaxation of the strained channel is likely to play a role. The data in Fig. 16 clearly demonstrates that by maintaining the virtual substrate composition below 20%, the yield of strained Si/SiGe devices can be maintained at levels comparable with bulk Si using a high thermal budget process.
It has previously been reported that the mid-gap interface state density (D it ) significantly increases as the Ge content in the virtual substrate is raised above 25%
using the same thermal budget as the devices fabricated in the present work [9] . The amount of Ge diffusing through the strained Si channel to the gate oxide interface can in turn affect the gate oxide quality. The high values of D it observed on the best Si 0.70 Ge 0.30 devices (Fig. 19 ) is therefore likely in part to arise from the impact of Ge diffusion increasing with Ge content in the virtual substrate. However, higher values of surface roughness observed for higher Ge content virtual substrates (Fig. 18) can also contribute to the degraded gate oxide quality of strained Si/Si 0.70 Ge 0.30 devices [35, 36] . Moreover, the similarity of the dependence on virtual substrate Ge composition of the lowest values of I off measured on each wafer (Fig. 11 ) and D it of the best devices on each wafer (Fig. 19) suggests that threading dislocations may also be a key factor in determining the gate oxide quality. Fig. 13 and Fig. 14 material affected channel mobility but did not degrade device performance gains at high parallel fields. The dislocations were found to have a more severe impact on offstate leakage current than on channel mobility and a correlation has been identified between threading dislocation density measured using conventional Schimmel etching and leakage current. Conversely, the peak position of Raman spectra commonly used to assess strain has been shown to be less sensitive at identifying strain relaxation.
The work has further suggested that surface threading dislocations can impact gate oxide quality.
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